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Abstract. The article given shows functional possibilities of creating discrete automatic schemes in CAD of digital 
automatic control system (CAD of digital ACS), in complex of Software Design of System of the Digital Control 
(Complex SDSDC) for automated system of  control of technological processes (ASC TP). Possibilities of complex 
SDSDC for implementing combination and sequential control compared with requirements of international standard 
IEC 61131-3:2003 (Part 3: Programming languages) are estimated. 
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I INTRODUCTION 
For designing blocking systems, protection of tech-
nological equipment from overloading, technological 
mode control (included start and stop modes, switch-
ing under usual conditions and abnormal ones) dis-
crete automatic schemes are used. These are realized 
by technical means according standard IEC 61131-
1:2003 (Part 1: General information) programmable 
logic controllers (PLC). For mathematical description 
of these means system of calculation of expressions-
Boolean algebra is taken [10, 14]. Logical control 
units are classified as combinational (having no built-
in memory- automat without memory) and sequential 
ones (automat with memory). According to this classi-
fication one can differ units of single clock period 
(combinational) and multi clock period (sequential) 
control [1, 3, 5-7].  
II ARCHITECTURE OF DISCRETE                      
AUTOMATIC DEVICES 
Any logical variable and function of binary logic is 
defined on multiple values {0, 1} or {false, true}. The 
function of binary logic can be single-place, two-place 
and multi place. Functions of repeat Y = X, negation 
Y = X , constant-false Y = 0, constant-true  Y = 1 be-
long to single placed functions. For two independent 
variables one can get 16 different functions [10, 14], 
which can be equivalently expressed through NOT 
function and conjunction function (AND) or through 
NOT function and disjunction function (OR). Along 
with these functions the function of addition on mod-
ule two is used (XOR). These four functions are de-
fined in the set of operations of expression calculation 
modules of complex SDSDC [8, 9, 13, 18, 19]. These 
are basic functions for implementation of discrete 
automatic schemes to perform memorizing, storing, 
counting, analyzing, comparing logical signals and 
vectors of logical signals. These devices are flip-flops, 
registers, counters, decoders, coders, commutators, 
comparators of circuit computer technology [10, 14] 
etc. Standardized functional modules of complex 
SDSDC are defined by analysis mathematical methods 
of control theory [8]. Comparative evaluation of fea-
tures of complex SDSDC [13] and functional re-
quirements IEC 61131-3 [16] is given in the table I [4, 
12, 15, 17, 20]. 
Comparing vectors of logical signals (for example, 
finding a state of tens and hundreds discrete perform-
ing mechanisms on the state of end switchers in ASC 
TP) can be carried out more conveniently with com-
parator [14]: 
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, (1) 
where i = 1,2,…,n; n – is a signal vector dimension,    
f – is a parameter of choice of operation, iХ , iZ  – are 
components of vectors of dimension n. 
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TABLE I 
COMPARATIVE EVALUATION OF FEATURES OF COMPLEX SDSDC 
Groups of discrete automatic modules Complex SDSDC IEC 61131-3 
Comparators of vectors of logical signals + - 
Flip-flops + + 
Shift registers + - 
Counter of clock periods + + 
Recognition of the front of logical signals + + 
Vote functions + - 
Decoders + - 
Coders + - 
Transformer of bit sequence in a vector of logical signals + - 
Transformer of vector of logical signals in a bit sequences + - 
Index registers + - 
Timers (TP-Pulse, TON-ON delay, TOF-OFF delay) + + 
Multiplexers + - 
Signals generators + - 
 
Note to the table I: (+) is presence, (-) is absence of 
standardized module group. 
For storage of values of one signal of a logical look 
the RS and SR triggers [6] having two stable condi-
tions in case of reset or set [10] (bistable elements) are 
used. 
These flip-flops have a reset input R, a set input S, 
an input of a state and an inverse output of a state. For 
storing a vector from n logical signals one can define a 
«packet» RS flip-flops (this packaging is used by 
manufacturing integrated circuits [11]) and at pro-
gramming it can be done very simply: at n = 1 flip-
flop is (becomes) usual [10]: 
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  ,  (2) 
where  i=1,2,…,n; n – is the number of flip-flops in 
«the packet». The signals having close inertance, i.e. 
having the same rate of change are included in «the 
packet» of logical signals. If the vector of logical 
signals is to contain signals of different inertance then 
the time required to process the scheme to have a 
block of this functional module is defined by the sig-
nal with the highest rate of changing its value. At the 
output of a flip-flop state with the reset priority when 
R=S=1 at the same clock period the value of the signal 
always equal to 0. At the output of a flip-flop state 
with the set priority when R = S = 1 at the same clock 
period the value of the signal always equal to: 
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, (3) 
where  i=1,2,…, n; n – is the number of flip-flops in 
«the packet». In the classical definition of RS and SR 
flip-flops the memory at the state input in a previous 
clock period is not accessible, this is an inner connec-
tion of a module, it is destroyed if power is switched 
off. In definitions of complex SDSDC this connection 
is accessible for an system engineer, and the memory 
at the input state in the previous clock period can be 
stored when power is switched off. 
For storing signals of different types multi place 
registers are used («cells» of memory), they are regis-
ters of different action: series input-series output, 
series input-parallel output, parallel input- parallel 
output, parallel input-series output. In systems with 
memory (fixing the trend of pre-abnormal situation, 
correcting devices of high order, identification and 
imitation of systems etc.) registers with multi-value 
memory are used. These registers are referred to as 
shift registers [2, 8]: 
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, (4) 
where 1,2,. . . ,k N ; N – is the length of the trend;      
q0 –  is the initial length of the trend; Z0 –  is the reset 
of the register; Z1 – is the shift of the register; q – is 
the current length of the register; X(k), X(k-1),…,          
X(k- N) – are values of the variable at the clock peri-
ods (k-1), (k-2), …, (k-N); y(k), Y(k-1),…, Y(k- N) – is 
the content of the register. 
Counters differ by the way of counting (direct, re-
verse), by representing in notation system (binary, 
decimal), by the way of count controlling (synchro-
nous, asynchronous). The counter («the packet» coun-
ter) performs a relative count of time, that is count in 
clock periods of control scheme. The signals having 
close inertance, that is having the same rate of chang-
ing are included into «the packet» if signals of differ-
ent inertence are to be connected to «the packet» of 
counters then the time required to process the scheme 
containing blocks of this functional module is defined 
by the signal of the highest rate of changing its values: 
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 (5) 
where iC  – is the reset of the counter; 1,2,. . . ,i n ;    
n – is the number of counters in «the packet»; iTН  – 
is the initial value of the counter i at resetting; iTZ  – 
is the task of the counter i; iTT  – is the current value 
of the counter i; 1iZ   – means counter is filled. 
The analysis of changing logical signal (recognition 
of the front) is carried out by logical elements called 
signal front definer. Front definer differ by the charac-
ter of changing logical signal: rising front:  
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,  (6) 
where n – is the number of definer in «the packet»; 
 iX k  – is the value of the signal being analyzed in 
the current clock period kT;  1iX k  – is the value of 
the signal being analyzed in the previous clock period 
 1k T ; iY  – is the memory of the signal being ana-
lyzed; iq  – is absence of rising front, falling front: 
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, (7) 
where n – is the number of definer in «the packet»; 
 iX k  – is the value of the signal being analyzed in the 
current clock period kT;  1iX k  – is the value of the 
signal being analyzed in the previous clock period 
 1k T ; iY  – is the memory of the signal being ana-
lysed; iq  – is absence of falling front, (either) front: 
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  (8). 
where n – is the number of definer in «the packet»; 
 iX k  – is the value of the signal being analyzed in 
the current clock period kT;  1iX k  – is the value of 
the signal being analyzed in the previous clock period 
 1k T ; iY  – is the memory of the signal being ana-
lyzed; iq  – is absence of front.  
The signals having close inertance, that is having 
the same rate of changing are also included into «the 
packet» of logical signals. If the vector of logical 
signals is to contain signals of different inertance, then 
the time required to process the scheme containing the 
block of this module is defined by the signal of the 
highest rate of values. The definers of the front are 
also given in a «packet» form. At the time of changing 
signals at «packet» outputs corresponding logical 
values of signals appear during the time equal to one 
period of scheme processing if the signal change rate 
at the corresponding inputs isn’t greater than that one 
at starting the control scheme. 
Processing logical signals as arguments of multi 
place functions can be performed by means of so 
called vote function in schemes of recognition and 
correction of mistakes when information is trans-
formed: 
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  1 21 , ,. . . ,
0
ni f X X X mY
else
 
 , (9) 
where n – is the number of logical variables, m – 
quorum of vote system. 
The dependence (9) defines the vote function con-
junctively (majoritarian element) for any combination 
of logical signals from n by m. When n = m the ex-
pression (9) corresponds to multi place conjunction, 
when m = 1 the expression (9) corresponds to multi 
place disjunction, when n = m = 1 the expression (9) 
corresponds to the function of repeat. 
There are many different code converters. At de-
signing sequential schemes, end automats, digital 
computers coders and decoders (these modules are 
also absent as standard ones according to IEC 61131-
3) are especially important. The number of states of 
end automat corresponds to the number of inputs of 
coder and the number of outputs of a decoder [10, 14]. 
The function of a decoder is to transform any number 
of notation system X with base B from N positions, in 
the vector of logical signals having a dimension 
Nm B . The signal at the output of the decoder jY  
with number j X  is always equal to logical 1, 
1 j m  , and values of the signals at other outputs jY  
with numbers j X being always equal to logical 0:  
 10 ,j i f j XY for all j X    (10) 
where 1,2,. . . , , 1j m X m   . 
Coder performs the operation being opposite that of 
decoder, that is it transforms the logical input vector 
1 2, ,. . . , mX X X  of dimension m into number j belong-
ing to that input jX  which has a logical value equal 
0. All inputs of a decoder but that one, which shows 
the current number of object state, must have zero 
values of signals: 
 10 ,i f n mY else  (11) 
 1 0,
,
i ji for X and al l X j im
n else
  
  (12) 
When being put in discrete signals are grouped in 
bytes, like real numbers, which later are used as logi-
cal signals. To get separate signals, not grouped into 
bytes the module of transforming sequence of real 
numbers into digit-by-digit position code, where each 
digit takes one byte is used. 
When discrete signals are put out from outputs of 
combinatorial or sequential schemes it is necessary to 
transform the vector of logical signals into signals 
packed into bytes. For this purpose the module of 
transforming the vector of logical signals into a se-
quence of real numbers is used. 
If signals oh the vector 1 2, ,. . . , nX X X  can take ar-
bitrary logical values, then the inputs  with logical 1’s 
can be «marked», that is can be indexed by depend-
ence (indication register): 
 
 1 2, ,. . . ,
0,
n
j i i
q X X X
Y i X for al l X
    
  (13) 
where q – is the number of inputs with value of the 
signal equal to 1, , 1, 2, . . . ,iX j q  
Indication register is a function of coding with vari-
able number of outputs. This module can be used for 
example for numbering inputs having value of signals 
equal to 1 (for example, numbering performing mech-
anisms whose state deviates from the norm). If values 
of signals at all n inputs are equal to 1 then the de-
pendence will give the following values of outputs: 
1 2, 1, 2, . . . , nq n Y Y Y n    . If values at all inputs are 
0, then q = 0, and outputs jY  don’t exist. 
All variable connections in control system are per-
formed by means of commutators. There are 
commutators of input signals (multiplexers or reading 
commutators), commutators of output signals (de-
multiplexers or distributors or writing commutators) 
and matrix commutators (multiplexers-de-
multiplexers or read/write commutators) [14]: 
   1iY AC EN NV NE i     ,   m=1  (14) 
   1 iAC EN NV NE i X     ,   m=0 (15) 
where i – 1, 2,…, NE; m = 1 reading; m = 0 writing;  
m – instruction to read/write; AC – the address of the 
signal; EN – number of the element; NV – number of 
the vector; NE – a number of elements. The function 
of a multiplexer we’ll get by replacing m = 1 in the 
expression (14), and the function of a de multiplexer 
by replacing m = 0 in the expression (15). Each of the 
values being switched 1 2 1 2, ,. . . , , , ,. . . ,NE NEX X X Y Y Y  
may be a separate value of the signal (scalar) or a 
vector of values of a signal of a definite dimension 
and kind.  
The sequence of low frequency impulses (getting 
signals of frequency 0,5 Hz; 1 Hz; 2 Hz;… for the 
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synthesis of control schemes and warning) can be got 
by means of signal generators. 
 
   
 
1 ;
1, 1,2,. . . , ,
0 ,
i
i
C k C k
C k at X i KKY
else
       
  (16) 
where kk – is the number of periodic pulse channels, 
C(k) – is the state of outputs at the moment kT;      
C(k-1) – is the state of outputs at the moment (k-1)T; 
Xi – is the state of pulses at input start/stop generation; 
Yi – is the state of pulses at outputs. 
Thus, discrete automatic devices can be imple-
mented by programming according to formulae      
(1)-(16) 
III CONCLUSION 
Program implementation of main discrete automatic 
devices in complex SDSDC provides its universality 
at designing digital ACS. Such approach to the crea-
tion of industrial control systems allows to expend the 
set of standardized groups of discrete automatic mod-
ules without any essential expenses in comparison 
with the functional requirements of IEC 61131-3. The 
complex SDSDC as a design tool of digital ACS, is 
oriented not on professional programmers, but on 
engineers i.e. specialists in automation and remote 
control. The offered approach to the program imple-
mentation of discrete automatic devices allows to use 
the technique accepted at developing hardware sys-
tems. For example, the technique of developing and 
mounting control and regulation systems on the basis 
of pneumatics, hydraulics, electrical mechanics and 
discrete automatic devices based on chips of different 
scale integration. 
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